Challenges

Current generation of devices makes card-to-card transfers tricky
Possible with FPGAs, increases utilization of interconnect
Other limitations in PC architecture (IRQs)
Composition
Data flow scheduling
Exception handling

Half-baked idea: simple language for managing flows
Specified by the application
Executed/interpreted by the kernel